whats rtl level designing in verilog
Vlsi Design Engineer Interview Questions
304 vlsi design engineer interview questions shared by candidates
What is MAC/PHY?
Basics of Verilog and system Verilog
All STA, Physical Design, timing power optimization questions. C++ , perl knowledge required
Using MUX to build up a AND gate
Design nand gate using mux
Basic Analog and some digital
Asked me : Tell me about yourself
Difference between pmos and nmos, made me draw both
state diagram for traffic signal
Viewing 191 - 200 interview questions