Check the awareness of applying pre and post randomization in variables in uvm_object.
Verification Manager Interview Questions
3,712 verification manager interview questions shared by candidates
They asked me about coding in verilog
SystemVerilog (polymorphism, constraint, assertion), UVM, test plan
Questions about previous verification projects and internship experience. Other questions included basic questions on system verilog, verification methodologies and OOP during phone interview. On site interview included writing code in SV and finding bugs as well as explaining possible verification plan for a design.
Esperienze precedenti, domande sul prodotto
(i) Simple questions about UVM, SYstemVerilog, Verilog, and other digital design questions.
Discuss your background in VHDL
Describe one of your projects done either professionally or academically
How much do you know about Micron?
Pipelining Hazards?
Viewing 181 - 190 interview questions