Call uvm_agent function from uvm_sequence to display "hello world"
Senior Verification Engineer Interview Questions
189 senior verification engineer interview questions shared by candidates
The questions were more into the current project and tool used.
Explain about your projects and major responsibilities handled?
nothing specific
Basic technical questions on Software Testing , Questions on past work experience , domain knowledge check etc
The hour-long interview was mostly about the current projects.
Object overriding and overloading. Callbacks, mailboxes and semaphores
Virtual Methods , Virtual classes and their difference in system verilog
Questions around GPU pipeline and how it works. Command streamer etc
A design has 2 types of cmds - read and write packets. You need to send 10 back to back cmds through a sequence in such a way that after a write cmd was previously sent, you cannot immediately send a read cmd. However, the 1st cmd sent can be write cmd.
Viewing 171 - 180 interview questions