How would you implement a full-adder, both with and without carry-in?
Asic Verification Engineer Interview Questions
273 asic verification engineer interview questions shared by candidates
Cross bar design, with different algos for arbitration.
What did you do at your previous co-op employer?
latch-up, filters, Nand gate using CMOS, mux implementation.
In C, write code to find out if a string is palindrome or not
Check the awareness of applying pre and post randomization in variables in uvm_object.
explain last project
Mostly technical
verilog - basic programs on counters ,blocking non blocking,intra delay and inter delay etc... how to calculate maximum frequency when two flipflops in between combinational paths are given. next focus on academic project,networking protocals.
What are the ways to synchronize signals and busses?
Viewing 11 - 20 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer