A question they asked was to code a Full Adder in Vivado using the logic equations that you have to derive and then simulate it using a test bench.
Asic Physical Design Engineer Interview Questions
38 asic physical design engineer interview questions shared by candidates
2 input NAND gate, which states will have how much leakage power.
What's the purpose of Placement and what do we care about Placement.
what are the impacts of using very tight skew constraints
pd flow and physical verification questions
Tell me abuot your self
Questions regarding library creating and area of the cells in the library
Antenna Effect, latch up
Explain POCV coefficient based calculation for an actual timing report.
Why you do clk gating in your design
Viewing 11 - 20 interview questions
See Interview Questions for Similar Jobs
Physical Design EngineerVerification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerRtl Design EngineerSenior Asic Physical Design EngineerAsic EngineerVlsi Design EngineerEmc EngineerVlsi EngineerFpga Design EngineerStaff Physical Design EngineerHardware Design EngineerSoc Physical Design EngineerSenior Systems Design EngineerAsic Design Verification EngineerAsic Verification EngineerFpga Development Engineer