Which is better, setup time or hold time violation?
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
choose right cache strategy
What is a NAND gate
What are CDC and metastability?
Creating a unique list from a list with repeats
Write some codes to explain how to design asynchronous FIFO.
Launch 5 (t1,t2,t3,t4,t5) tasks in parallel, wait for 4 of the tasks to be done and kill the task t3.
Who does CPPR affect on a noise glitch
Are you interested in the position
Fifo depth calculation 80/10 and 8/10.
Viewing 241 - 250 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer