Asic Engineer Interview Questions

1,315 asic engineer interview questions shared by candidates

Phone interview Design gates using CMOS transistors. Build gates using 2-to-1 muxes. Write a verilog module that takes a clock signal and outputs another clock signal that is 3 times lower in frequency. The number of states required for a sequence recognizer.
avatar

ASIC Intern

Interviewed at NVIDIA

4.4
Oct 7, 2013

Phone interview Design gates using CMOS transistors. Build gates using 2-to-1 muxes. Write a verilog module that takes a clock signal and outputs another clock signal that is 3 times lower in frequency. The number of states required for a sequence recognizer.

Viewing 1221 - 1230 interview questions

Glassdoor has 1,315 interview questions and reports from Asic engineer interviews. Prepare for your interview. Get hired. Love your job.