Difference between Moore state machine and Mealy state machine.
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
Tested for knowledge of position applied to.
Why I want to join
As an ASIC verification Engineer Most of the questions were based on system Verilog and UVM. 1: Components of UVM, which components have you worked. 2: Phases in UVM 3: Assertions
sorting, patterns ,microcontrollers, swaping, encapsulation
what project you have done
FIFO fills at a particular rate "x" and drains at rate "y". How deep does it need to be to sustain 100% throughput.
The questions were basically related to digital electronics ,puzzle,aptitude.
They mostly concentrated on sv , uvm
tell about yourself
Viewing 1121 - 1130 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer