FIFO and Pipeline system.
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
Frequency divider
Setup hold time calculation
CMOS characteristics?
To print out elements on 1/8th of the circumference of the circle
Design a async fifo for a given freq and throughput.
Mainly asked about the research. What is my contribution to improve the overall performance of my design.
Write a C program which finds the missing card among a set of 51 play cards.
what do u know about virtual pages
Question regarding Logic design, Verilog ,State Machine- pattern detection, Comp Arch- Pipeline, hazards, cache, associativity, Basic Perl were asked.
Viewing 1011 - 1020 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer