1.Inverted temperature effect on STA. the question was based on temperature effects on delay below 65nm technology. how STA works under those conditions at different corners. 2. An interesting question about how latency affects jitter. 3. Maximums kew allowed when lock up latches are used. 4. OCV n questions based on it. 5. CRPR. 6. how does a cell get min n max delay? 7. spef file contents, questions about star-rd extractor working. 8. Internship exp based questions.
FIFO questions
Design OR gate using MUX
Data Structures: Linked Lists , Binary Search Tree Concept and Complexity. Hash Tables in C++/Python. C++: Private vs Public Pass by Value vs Pass by Reference Pointer vs Reference Computer Architecture: Pipelining What is Cache & Cache Performance (Hardware & Software) Cache Architecture Virtual Adress Address Translation TLB Explain your Class/Internship Project
implement 3 input nand using 2:1 muxes
Read a file in unix and count for the particular word in file using single command script.
design state machine to detect 1101 sequence with overlap
they focused a lot on OOP, which is unexpected given the title that I applied.
How to bring a signal from one clock domain to another
how to design the next generation product with 2 times of throughput?
Viewing 231 - 240 interview questions