General questions about OOE.
Verification Manager Interview Questions
3,713 verification manager interview questions shared by candidates
What is an asynchronous Fifo
What are the hazards in a pipelined processors and how to rectify them?
C++ related Questions
UVM , system verilog and scoreboars related questions.
past experience related questions
As I was an experienced professional there were only face to face interviews at Intel's Office. The schedule was setup for 6+ rounds of interviews starting @10AM-5PM. All of the rounds were technical & even during lunch and half an hour after were technical questions asked in the form of fillers(seriously!!??) All rounds went very well except for few mistakes for one or two queries. Questions were mostly on projects. Also they covered topics like Comp Arch,OS,Verilog,System Verilog,Methodologies,Puzzles. After the final round the interviewer told that I will be getting a call back from HRs. Its been two months still i haven't received a single mail/call from the HRs. Which is quite unprofessional behaviour from the reputed firm like Intel. At-least have a courtesy to tell that you are not selected or something like that!!
What is Hold Time / Set up time?
Design a 16 to 4 priority encoder using 4 to 2 priority encoder.
Write SV assertion for a req/ack protocol
Viewing 631 - 640 interview questions