what are the qualities of the company and do you know who we service by being a cardinal health at home employee
Verification Manager Interview Questions
3,713 verification manager interview questions shared by candidates
First round tested around major system verilog ,verilog and UVM concepts
What is your typical working style?
Given variable vector should be randomised as unique values but without using a system verilog keyword which is generally used
Explain different phases in the UVM and their importance?
Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequncy divider, clock gneration using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.
digital electronics and verilog
Talk me through your cv
What makes you a great fit for this position?
How would you debug a failing simulation where coverage is not met?
Viewing 571 - 580 interview questions