Static class members.
Verification Manager Interview Questions
3,712 verification manager interview questions shared by candidates
how can you decide a clock cycle by 3, use verilog to impalement it
AHB signals description,mailbox,semaphore,clockingblock,events,phases,factory
Asked all mainly about digital electronics, verilog, system verilog and UVM.
what is packed and unpacked array
questions on overriding, overloading.
explain what is OO?
SV and UVM questions on each main topics.
Computer Architecture
what is the 3 Cs in cache miss?
Viewing 261 - 270 interview questions