what are your strengths?
Verification Interview Questions
3,713 verification interview questions shared by candidates
difference between latch and flipflop
What is Setup time and Hold Time? Verilog and C syntax related Questions. Questions of Digital Electronics
Gate level simulation, UVM, system verilog
There where no unexpected questions. All the questions where moderate.
How did you verified for BER in a SERDES design?
Basic verilog and design questions
About previous job role .
Questions about your experience and past jobs
Call uvm_agent function from uvm_sequence to display "hello world"
Viewing 3301 - 3310 interview questions