Questions about previous verification projects and internship experience. Other questions included basic questions on system verilog, verification methodologies and OOP during phone interview. On site interview included writing code in SV and finding bugs as well as explaining possible verification plan for a design.
Esperienze precedenti, domande sul prodotto
(i) Simple questions about UVM, SYstemVerilog, Verilog, and other digital design questions.
Discuss your background in VHDL
Describe one of your projects done either professionally or academically
How much do you know about Micron?
Pipelining Hazards?
Write a clock in verilog language?
Basic questions related to Digital design, Verilog, specific protocol, Systemverilog, OOPS, UVM and apptitude.
Codice UVM e codice VHDL
Viewing 191 - 200 interview questions