1.difference between dynamic,static ,short circuit power diddipation ,where and how it happens ,how to reduce them 2. power reduction technoques at logic and architectute level 3. verilog
Verification Engineer Interview Questions
3,713 verification engineer interview questions shared by candidates
UVM Concepts and Work Experience of previous project
How we can integrate agents without them generating stimulus
During the interview, I was asked questions related to my experiences in the field. Setup hold, clock multiple. Specifically, discussions centered around the technical aspects of clock multiple, as well as an exploration of my work experiences and the responsibilities associated with my role.
7 questions total. One about arm products, 2 about coding in any programming language you want and 2 about coding in VHDL. Last question was if I Had any questions.
Introduce yourself and tell us something unique about you.
Is there anything else you would like to add?
Draw a block diagram of a simple processor and explain how a particular instruction will flow through it.
Explain Timing Diagram in VLSI
Assertions,SV OOPS, Comp Arch
Viewing 3551 - 3560 interview questions