D flip flop, Setup time, Hold time, Finite state machine, Pattern Generator verilog code
Design Vlsi Interview Questions
304 design vlsi interview questions shared by candidates
Technical question
Question asked were easy and basics on ece
Power Aware Cells, Verification, SOC JTAG, connectivity. Test Data Volume, EDT bypass, TDF<SFA. Penalty Flops etc.
Explain Kirk effect ??
request to tell about things i did
Q: Explain the concept of setup and hold time in detail.
2 ways of constructing Not from NAND?
In a series circuits with <voltage source> <capacitor 1> <capacitor 2>, what is the voltage across capacitor two. The point of this was to show that the voltage depends upon the value of the other capacitor, and this relates to what happens in a NAND gate as the signal switches from positive to negative.
Ask me to draw 8 transistor SRAM design
Viewing 41 - 50 interview questions
See Interview Questions for Similar Jobs
Gerente De Design FísicoDesign IcHardware De Engenharia Digital Ic DesignDesign RtlDesigner IcDesigner De Pcb SêniorVlsi DesignEngineering Hardware Digital Ic DesignDesign FísicoDesign Ic AnalogiqueMask Layout DesignDesigner Di Layout Mask IcIngénieur Layout AsicEngenheiro De Design Vlsi SêniorDesign AnalogicoDesign Ic DigitalDesign Di Layout Circuito IntegratoEngenheiro Digital De Design Asic