Digital: difference between latch n ff, race condition, sequential and Combinational, asynchronous and synchronous Verilog and system verilog: coding problems, assertions, race condition, functions and tasks, union, oop concept etc
Design Verification Interview Questions
3,713 design verification interview questions shared by candidates
What is blocking and non blocking What is logi,c wire , reg differ What is polymorphism What is inhertance What is object and components What is TLM port analysis port
Verilog, STA, FSM. Just go through these topics
Digital electronics, Verilog, System Verilog, UVM
Constraints, p_sequencer, m_sequencer, tb flow, agent
Explain about your projects and major responsibilities handled?
set up time, hold time
Describe your previous work experience
-Questions about cache coherency -Basic Verilog Questions -Questions about c++ and traversing trees
Build a NAND gate using the given logic gates, A and B. they have truth tables shown here:
Viewing 3321 - 3330 interview questions