FIFO depth, and ASYNC FIFO test plan
Design Verification Engineer Interview Questions
3,718 design verification engineer interview questions shared by candidates
pseudocode for factorial and think of cases that would fail it, they had given me a scenario and to assess it. A design was given and was asked to identify bugs in it.
difference between latch and flipflop?
Prepare a testbench. (Write in Verilog on the board)
digital, sv, uvm, verilog, scripting basics
Questions on pipelining
register vs flip-flop
What is stuck at fault, transition fault, bridging fault?
1. Programming questions like Fibonacci series. 2. Some questions related to Perl Programming. 3. Some questions on state machine design. 4. Synthesizable and non synthesizable constructs in Verilog. 5. Be thorough with the stuff on the resume.
How would you verify a that a basic flip-flop works?
Viewing 3341 - 3350 interview questions