What is regression testing?
Design Verification Engineer Interview Questions
3,719 design verification engineer interview questions shared by candidates
What is carrier aggregation,MIMO, OFDM , RACH procedure. What is the difference between enum and a macro difference between struct and union difference between interface and abstract class and be through with every line on your resume.
Basic Computer Architecture questions. How to extend a 5 stage pipeline to 6 stages. Effects of doing that etc. A few programming questions.
Draw distributed memory system layout.
DV related, protocols, sv, uvm, axi,abp
Write TB for one of the projects from past experience . Describe its features and implement DUT interface connections and build TB on whiteboard .
Pipelining, latency and throughput, Cache, types of cache, problem on set way associative cache, interrupts, Virtual memory, page fault, project.
Fully explain what kind of projects have you done.
Lot about past experience and projects, Arbiter design, OOPS concepts, scripting, verilog, Asynchronous/synchronous FIFO, Computer Architecture, Verification concepts. However most of it was focussed on prior experience.
Output the sum of the largest series of consecutive values, in an infinite arbitrary series of numbers.
Viewing 3031 - 3040 interview questions