6. programs in c, fsm design
Design Verification Engineer Interview Questions
3,713 design verification engineer interview questions shared by candidates
They assessed only Computer Architecture knowledge. They asked about ARM architecture, Cache, assembly language, C language
What will be the last line of code in a UVM testcase?
1.about work experience 2. Questions related to skill
Find Largest Sum Contiguous Subarray
They ask about things mentioned in your resume, verilog, assembly language, RTL design etc.
25 horses question, burning candles, matchstick puzzle,etc
UVM. System verilog basic questions
Mostly technical
Do you know unix.?
Viewing 201 - 210 interview questions