Clock divide by 3
Asic Design Engineer Interview Questions
1,315 asic design engineer interview questions shared by candidates
ASIC Design Flow steps
What should be the size of the buffer in a FIFO receiving data packets at a certain rate?
What are different types of caches? explain
Write Fibonacci series in C using recurring functions
How do you deal with the different frequencies and voltages between voltage islands that are controlled by dinamic voltage and freq scaling.
FSM of sequence detector 01101
In Verilog/SystemVerilog, write a module to detect if a binary representation of a number (of length 5) is palindrome or not
Design an FSM (explain Mealy and Moore machines/ differences between them)
1. Swap function: difference between pass by value and pass by reference 2. Fibonacci series. Two implementation: for loop and recursive. 3. The usage of constant, constant functions 4. Detect sequence pattern in FSM.
Viewing 131 - 140 interview questions