C++, System verilog,uvm in c++ he asked mostly oops questions, why you want to do internship at st microelectronics, why you want to choose verification, what are your expectations will you be able to relocate
Verification Engineer Interview Questions
3,713 verification engineer interview questions shared by candidates
Not much, just availability.
I was asked many questions, basically about my background, why I wanted to be a part of Paycom and what I expected. There were questions about how I had handled certain situations in my past jobs and possibly how I could have handled them better.
Why do I want to do this job instead of going back into sales?
Write a code in any programming language to square every second number in a list and then add all the numbers in that list. 1h given for this task. The subsequent question asks about your solution, what was the approach, method, and what would you do differently.
What are semaphores and why do we use them?
Why we need cache?
verification strategies
mostly UVM verification methodologies and insight on how to debug.
Write a piece of code in Perl, C++ or Python that takes in a string stream of three numbers separated by commas. Convert the first number to binary and compare the bits of the first number to indicated by the other two number to each other, if they are the same output true, if they are not output false.
Viewing 331 - 340 interview questions