Qualcomm Interview Question
Describe several methods for low power design
Interview Answer
Anonymous
Nov 15, 2016
Clock gating, Stack reordering to reduce the output capacitance
2
Describe several methods for low power design
Anonymous
Clock gating, Stack reordering to reduce the output capacitance
Check out your Company Bowl for anonymous work chats.